

US009077922B2

# (12) United States Patent

Wakano et al.

# (10) Patent No.: US 9,077,922 B2 (45) Date of Patent: Jul. 7, 2015

### (54) SOLID STATE IMAGE PICKUP DEVICE HAVING A CAPACITOR STRUCTURE MADE UP OF A PLURALITY OF CAPACITORS

(75) Inventors: Toshifumi Wakano, Kanagawa (JP);

Keiji Mabuchi, Kanagawa (JP)

(73) Assignee: SONY CORPORATION (JP)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 1145 days.

(21) Appl. No.: 11/176,476

(22) Filed: Jul. 7, 2005

(65) Prior Publication Data

US 2006/0007338 A1 Jan. 12, 2006

(30) Foreign Application Priority Data

Jul. 12, 2004 (JP) ...... P2004-204208

(51) **Int. Cl.** 

*H04N 5/378* (2011.01) *H04N 5/357* (2011.01)

*H04N 5/357* (52) U.S. Cl.

CPC ...... *H04N 5/378* (2013.01); *H04N 5/3575* 

(58) Field of Classification Search

See application file for complete search history.

### (56) References Cited

#### U.S. PATENT DOCUMENTS

5,006,910 A	*	4/1991	Taguchi 257/305
5,689,120 A	*	11/1997	Narita 257/67
5,950,084 A	*	9/1999	Chao 438/244

A *	3/2000	Tobita 257/306
B1*	4/2001	Krymski 250/208.1
B1*	4/2001	Tobita 257/311
B1*	10/2001	Hamada et al 257/48
B2 *	6/2002	King 257/303
B1*	2/2003	Merrill et al 250/208.1
B1*	8/2004	Basceri et al 361/311
B2 *	3/2005	Rhodes et al 438/686
B2 *	12/2006	Krymski 250/208.1
A1*	8/2001	King 438/397
A1*	8/2002	Rhodes 257/215
A1*	10/2002	Funakoshi et al 358/513
A1*	4/2004	Sato et al 348/222.1
	B1 * B1 * B2 * B1 * B2 * B2 * A1 * A1 *	B1 * 4/2001 B1 * 4/2001 B1 * 10/2001 B2 * 6/2002 B1 * 2/2003 B1 * 8/2004 B2 * 3/2005 B2 * 12/2006 A1 * 8/2001 A1 * 8/2002 A1 * 10/2002

#### FOREIGN PATENT DOCUMENTS

JP	04-211163	8/1992
JP	11-214649	8/1999
JP	2000-032217	1/2000
JP	2001-160619	6/2001
JP	2001-223350	8/2001
JP	2001-245309	9/2001
JP	2001-285720	10/2001
JP	2003-018471	1/2003
JP	2003-152086	5/2003
JP	2003-229557	8/2003

#### OTHER PUBLICATIONS

Kemeny, Multiresolution Image Sensor, IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, No. 4, Aug. 1997, pp. 575-583.\*


# \* cited by examiner


Primary Examiner — Nelson D. Hernández Hernández (74) Attorney, Agent, or Firm — Sheridan Ross P.C.

## (57) ABSTRACT

A solid state image pickup device is provided that includes a pixel array unit having a plurality of pixels and a signal processing circuit that has a capacitor operatively configured to process a respective signal output from each of the plurality of pixels. The capacitor is operatively configured as a stacked capacitor or a trench capacitor.

#### 12 Claims, 8 Drawing Sheets








FIG. 2






FIG. 3

24
26
25
20
28
h
23
23A
22
21

FIG. 4








FIG. 7





FIG. 8



### SOLID STATE IMAGE PICKUP DEVICE HAVING A CAPACITOR STRUCTURE MADE UP OF A PLURALITY OF CAPACITORS

# CROSS PREFERENCE TO RELATED APPLICATIONS

The present application claims priority to Japanese Patent Application JP 2004-129388 filed Jul. 12, 2004, the entire contents of which are incorporated herein by reference to the extent permitted by law.

# BACKGROUND OF THE INVENTION

The present invention relates to a solid state image pickup device, and, in particular, to a solid state image pickup device in which a signal processing circuit including a capacitor is provided for each of pixel columns in a pixel array unit where pixels are arranged in a matrix pattern, each pixel including a photoelectric converting element.

A solid state image pickup device in which pixels are arranged in a matrix pattern, each pixel including a photo-electric converting element, may be classified into a charge-transfer solid state image pickup device represented by a 25 CCD (charge coupled device) image sensor; or an XY-address solid state image pickup device such as a MOS (metal oxide semiconductor) image sensor, e.g., a CMOS (complementary metal oxide semiconductor) image sensor.

Further, an CCD image sensor may be classified into a 30 horizontal CCD image sensor or a horizontal scanning CCD image sensor. In a horizontal CCD image sensor, a signal charge obtained by photoelectric conversion in a pixel is vertically transferred by a vertical CCD, which is provided for each pixel column in the CCD image sensor, and the signal 35 charge is horizontally transferred by a horizontal CCD. Then, a charge detecting unit provided at an end portion of a transfer destination of the horizontal CCD performs voltage conversion, and each obtained signal voltage is sequentially read. In a horizontal scanning CCD image sensor, a signal charge 40 obtained by photoelectric conversion in a pixel is vertically transferred by a vertical CCD, which is provided for each of pixel column in the CCD image sensor, and a charge detecting unit provided in a subsequent stage of the vertical CCD in each vertical pixel column performs voltage conversion. 45 Accordingly, each obtained signal voltage is sequentially read by horizontal scanning.

In a conventional MOS image sensor and in a conventional horizontal scanning CCD image sensor, a signal processing circuit including a CDS (correlated double sampling) circuit 50 or the like for removing fixed pattern noise of pixels is provided for each of vertical pixel column in the respective image sensor. Alternatively, the signal processing circuit may include an A/D (analog/digital) converter, which is also provided for each vertical pixel column.

In a conventional MOS image sensor, a signal processing circuit including a CDS circuit or the like may connect to one end of each of vertical signal lines. Therefore, the number of signal processing circuits is the same as that of pixel columns. If a pixel array unit of a conventional MOS image sensor is 60 miniaturized to reduce a chip size, each signal processing circuit typically needs to be miniaturized accordingly. Capacitors are often indispensable for performing CDS processing or A/D conversion in a signal processing circuit for a conventional MOS image sensor, and thus the capacitors occupy a large area of the circuit. Therefore, if a scale of the signal processing circuit should be reduced in accordance

2

with miniaturization of the pixel array unit, the area occupied by the capacitors needs to be reduced.

However, a smaller area occupied by the capacitors leads to a smaller capacitance. In the above-mentioned conventional CDS circuit or the A/D converter, noise is typically removed more effectively as a capacitance of a capacitor is increased. Therefore, an area occupied by a respective capacitor used for CDS or A/D converter noise removing processing should not be reduced to maintain noise removing effects of the CDS or A/D converter. Further, when a pixel pitch is reduced, the width of a capacitor in the signal processing circuit typically must also be reduced. As a result of this configuration, when a predetermined insulating space is secured between signal processing circuits in adjoining vertical pixel columns, a total capacitor area often increases.

When implementing a conventional CDS circuit, if an increased number of pixels are used for achieving higher resolution, the number of columns and the number of signal processing circuits increase, which increases output loads. Accordingly, a capacitor of a larger capacitance is required. However, as described above, an area occupied by the capacitor also increases as the capacitance increases.

#### SUMMARY OF THE INVENTION

The present invention has been made in view of the abovedescribed problems and provides a solid state image pickup device realizing to obtain a larger capacitance of a capacitor included in a signal processing circuit provided for each of pixel columns without increasing a size of the signal processing circuit.

Articles of manufacture consistent with the present invention provide a solid state image pickup device that includes: a pixel array unit having a plurality of pixels, each pixel including a photoelectric converting element; and a signal processing circuit including a capacitor operatively configured to process a respective signal output from each of the plurality of pixels. The capacitor included in the signal processing circuit includes a stacked capacitor or a trench capacitor.

Systems consistent with the present invention provide a camera system that includes: a pixel array unit having a plurality of pixels, each pixel including a photoelectric converting element. The camera system further includes a signal processing circuit including a capacitor operatively configured to process a respective signal output from each pixel of the plurality of pixels and an optical system though which incident light is received by said pixel array unit. The capacitor included in the signal processing circuit includes a stacked capacitor or a trench capacitor.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing an exemplary configuration of a solid state image pickup device in accordance with the present invention;

FIG. 2 is a circuit diagram showing an exemplary configuration of a pixel and a column circuit connected to the pixel in the solid state image pickup device according to a first embodiment;

FIG. 3 is a cross sectional view showing an exemplary configuration of a stacked capacitor in accordance with the present invention;

FIG. 4 is a cross sectional view showing an exemplary configuration of a trench capacitor in accordance with the present invention;

FIG. 5 shows an exemplary configuration of a capacitance column having stacked/trench capacitors in accordance with the present invention;

FIG. **6** is a circuit diagram showing an exemplary configuration of an A/D converter in accordance with a second <sup>5</sup> embodiment of the present invention;

FIG. 7 is a circuit diagram showing an exemplary configuration of a second embodiment of an A/D converter suitable for use in an image pick-up device consistent with the present invention; and

FIG. 8 is a block diagram depicting an exemplary configuration of a camera system embodying the present invention.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made in detail to an implementation consistent with the present invention as illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings and the following description to refer to the same or like parts.

FIG. 1 is a block diagram showing an exemplary configuration of a solid state image pickup device 10 according to the present invention. In one implementation, the solid state 25 image pickup device 10 is a CMOS image sensor. As shown in FIG. 1, the image pickup device 10 includes pixels 11, each including a photoelectric converting element; a pixel array unit 12 where the pixels 11 are two-dimensionally arranged in a matrix pattern to form a plurality of rows and columns of the pixels 11; a constant current unit 13; a vertical selecting circuit 14; column circuits 15 serving as signal processing circuits; a horizontal selecting circuit 16; a horizontal signal line 17; an output circuit 18; and a timing generator (TG) 19.

The pixel array unit 12 has a plurality of vertical signal lines 121, each of which is connected to a respective column of pixels 11.

FIG. 2 is a circuit diagram showing an exemplary configuration of one of the pixels 11 in one of the columns of pixels 11 and one 151 of the column circuits 15 operatively connected to the one pixel 11. As shown in FIG. 2, the pixel 11 functions as a pixel circuit that includes three transistors: a transfer transistor 112; a reset transistor 113; and an amplifying transistor 114, in addition to a photodiode 111 serving as a photoelectric converting element. In one implementation, N-channel MOS transistors are used as the transistors 112, 113 and 114.

The transfer transistor 112 and the reset transistor 113 each have a respective source or drain that are operatively connected to form a FD (floating diffusion) unit 115 with respect to the photodiode 111. The transfer transistor 112 transfers a signal charge (electrons) which has been photoelectrically converted by the photodiode 111 and accumulated therein to the FD unit 115. The reset transistor 113 connects between the 55 FD unit 115 and a power supply VDD and resets a potential of the FD unit 115 prior to a transfer of a signal charge from the photodiode 111. The amplifying transistor 114 outputs the potential of the FD unit 115 reset by the reset transistor 113 (i.e., reset level) and the potential of the FD unit 115 transferred by the transfer transistor 112 (i.e., signal level) to the vertical signal line 121.

Herein, the pixel 11 includes the three transistors: the transfer transistor 112; the reset transistor 113; and the amplifying transistor 114. However, the pixel 11 is not limited to such a 65 three-transistor configuration, but a four-transistor configuration can also be adopted. In that case, a selecting transistor

4

(not shown in the figures) for selecting the pixel 11 is connected between the amplifying transistor 114 and the vertical signal line 121.

Referring back to FIG. 1, the constant current unit 13 includes a current mirror circuit or the like, which may use a MOS transistor to form the current mirror circuit. The current mirror circuit of the consistent current unit 13 connects to one end of each vertical signal line 121, which is provided for each of the vertical pixel columns. In one implementation, the constant current unit 13 functions as a source follower circuit in cooperation with the amplifying transistor 114 in each pixel 11.

The vertical selecting circuit 14 includes a shift register or the like. The vertical selecting circuit 14 sequentially outputs control signals, such as transfer signals for driving the transfer transistors 112 of the pixels 11 and reset signals for driving the reset transistors 113, in units of rows, so as to selectively drive the pixels 11 in the pixel array unit 12 in units of rows.

In one implementation, each column circuit 15 serves as a signal processing circuit for each pixel on a respective column of pixels 11 in the pixel array unit 12, that is, for each vertical signal line 121. Each column circuit 15 includes a S/H (sample hold) circuit and a CDS (correlated double sampling) circuit 151 (hereinafter referred to as a "S/H and CDS circuit 151"). The S/H and DCS circuit 151 is described below as the column circuit 15 serving as a signal processing circuit according to a first embodiment.

As shown in FIG. 2, the S/H and CDS circuit 151 includes a first capacitor C11, a first end of which is operatively connected to one end of the vertical signal line 121; a switch element S11, one end thereof is operatively connected to a second end of the first capacitor C11; a second capacitor C12 connected between another end of the switch element S11 and a reference potential, e.g., a ground potential; and a switch element S12 connected between the other end of the switch element S11 and a clamp potential "Vclamp".

Next, an exemplary method of operation of the S/H and CDS circuit 151 having the above-described configuration is described. A reset level at reset of the FD unit 115 is output from the pixel 110 through the vertical signal line 121 and the reset level is clamped to the first capacitor C11. Then, a signal level of the FD unit 115 when a signal charge is transferred from the photodiode 111 is output through the vertical signal line 121. Accordingly, a difference between the reset level and the signal level is sampled and is held in the second capacitor C12. In this implementation, by obtaining the difference between the reset level and the signal level, a pixel signal in which fixed pattern noise is suppressed is held in the second capacitor C12.

Referring back to FIG. 1, the horizontal selecting circuit 16 includes a shift register or the like, and sequentially selects signals of the respective pixels 11 output through the column circuits 15 so as to output the signals to the horizontal signal line 17. In FIG. 2, a potential of a node N11, which is a common connecting node of the switch elements S11 and S12 and the second capacitor C12, is adapted to receive a noise-removed signal of the pixel 11. This noise-removed signal is output to the horizontal signal line 17 through a horizontal selecting switch HSW (not shown in FIG. 1). There is a horizontal selecting switch HSW for each column circuit 15. Each horizontal selecting switch HSW is ON/OFF-driven by the horizontal selecting circuit 16.

Signals of the pixels 11 are sequentially output from the column circuits 15 in units of columns by selective driving performed by the horizontal selecting circuit 16. The signals are supplied through the horizontal signal line 17 to the output circuit 18, which may amplify and further process the signals

before transferring outside of the device. The timing generator 19 generates various timing signals and controls the vertical selecting circuit 14, the column circuits 15, and the horizontal selecting circuit 16 based on the timing signals.

In this embodiment, the image pickup device 10 having the 5 above-described configuration is characterized in that a stacked capacitor or a trench capacitor is used for at least one of (preferably both of) the capacitors C11 and C12 included in the column circuit 15 (S/H and CDS circuit 151 in this example), instead of a typical planar capacitor. Both the 10 stacked capacitor and the trench capacitor have a three-dimensional height (depth). By increasing a surface area, a capacitance can be increased while minimizing a two-dimensional area.

FIG. 3 is a cross sectional view showing an example of a configuration of a stacked capacitor 20 in accordance with the present invention. As shown in FIG. 3, the stacked capacitor has a MIM (metal insulator metal) configuration including a metallic wiring 23 having a T-shaped cross section, that provides an electric contact with an n-type diffusion layer 22 in a silicon substrate 21; an insulating film 24 placed around a top portion 23A of the metallic wiring 23; and a storage electrode 25 made of polysilicon or the like and having a low resistance. The storage electrode 25 is disposed over the top portion 23A of the metallic wiring 23. The insulating film 24 is disposed between the storage electrode 25 and the top portion 23A.

In the implementation of the stacked capacitor shown in FIG. 3, the insulating film 24 covering the top portion 23A of the metallic wiring 23 serves as a capacitor portion. More 30 specifically, the stacked capacitor 20 has a capacitor portion (insulating film 24) along a top surface 26 and side surfaces 28 and 30 of the top portion 23A of the metallic wiring 23 so as to realize a three dimensional capacitor. In this way, a total surface area can be increased by increasing a height (h) of side 35 surfaces 28 and 30 without changing an area or a size of the top surface 26 of the top portion 23A of the metallic wiring 23. Accordingly, a capacitance can be increased while minimizing a two-dimensional area of the top surface 26.

FIG. 4 is a cross sectional view showing an example of a 40 configuration of a trench capacitor 30 in accordance with the present invention. As shown in FIG. 4, the trench capacitor 30 has a MIM configuration including a trench 32 extending in a depth direction of a silicon substrate 31; an n-layer 33 of a high concentration and a low resistance placed on a surface of 45 the trench 32; an insulating film 34 placed along a surface of the n-layer 33; and a storage electrode 35 embedded in the trench 32 over the n-layer 33 and the insulating film 34.

In the trench capacitor 30, the insulating film 34 along the surface of the n-layer 33 serves as a capacitor portion. More 50 specifically, the trench capacitor 30 has a capacitor portion (insulating film 34) along a wall and a bottom surface 38 of the trench 32 so as to realize a three dimensional capacitor. In this way, a total surface area of the capacitor portion of the n-layer 33 may be increased by increasing a height  $(h_2)$  of the 55 wall (a depth of the trench 32) without changing a size of the bottom surface 38 of the trench 32. Accordingly, a capacitance can be increased while minimizing a two-dimensional area of the bottom surface 38.

When the stacked capacitor 20 or the trench capacitor 30 60 (hereinafter collectively referred to as a "stacked/trench capacitor") is used for the capacitors C11 and C12 in the S/H and CDS circuit 151, each of the capacitors C11 and C12 can be formed with a single stacked/trench capacitor. When the stacked capacitor 20 is used, a transistor circuit may be provided under a capacitor electrode (e.g. under wiring 23 of the capacitor 20) thereof so as to save an area.

6

A stacked/trench capacitor of a large capacitance for example several hundred of fF to several pF, may not be practical to implement in a circuit. However, in one implementation, a plurality of stacked/trench capacitors may be used. For example, in the implementation shown in FIG. 5, many small stacked/trench capacitors 52 and 54 having the same capacitance are two-dimensionally arranged to form portions 56 and 58 of a capacitor column 50 that may be used to implement capacitors C11 and C12. In this area or case, the capacitance need not always be the same in all of the stacked/trench capacitors 52 and 54, but the capacitance may be different in each of the stacked/trench capacitors 52 and 54.

As described above, by using stacked/trench capacitors 20, 30, instead of typical planar capacitors, as the capacitors included in the column circuit 15 provided for each vertical pixel column in the pixel array unit 12, that is, as the capacitors C11 and C12 of the S/H and CDS circuit 151, a large capacitance can be obtained in accordance with an area in a depth direction (e.g. area associated with wall 36 of the trench capacitor) without increasing a two-dimensional area of the capacitance (e.g. bottom surface 38 of the trench capacitor 30). Thus, since the stacked/trench capacitor 20 or 30 has a three-dimensional configuration, the capacitance associated with the stacked/trench capacitor 20 or 30 depends on not only a two-dimensional area but also a three-dimensional area in a height/depth direction. By increasing a surface area in a height/depth direction (e.g. wall 36), a two-dimensional area (e.g., bottom surface 38) may be reduced accordingly. Therefore, a two-dimensional area of the capacitor may be reduced in accordance with the present invention. This enables a reduction in a two-dimensional area of the capacitors C11 and C12 and a scale of the S/H and CDS circuit 151, which results in miniaturization of the pixel array unit 12 and a chip size of the image pick-up device 10.

Further, since capacitances of the capacitors C11 and C12 can be increased without changing a two-dimensional area of the capacitors C11 and C12, in other words, without increasing a scale of the S/H and CDS circuit 151, fixed pattern noise of the pixel 11 can be removed more effectively. If an increased number of pixels are used for realizing higher resolution, an increased number of pixels must be connected to the vertical signal lines 121, and thus loads on the capacitors C11 and C12 in the S/H and CDS circuit 151 increase, so that capacitors of a larger capacitance need be used as the capacitors C11 and C12. Even in such a case, the capacitances of the capacitors C11 and C12 can be increased without changing a two-dimensional area (e.g., top surface 26 or bottom surface 38) which may be defined as a contact surface for an associated active component, such as a transistor circuit. In this way, the stacked/trench capacitor 20 or 30 may easily adapt to an increase in the pixels (higher resolution).

Conventional stack and trench capacitors have been used in a DRAM (dynamic random access memory). However, conventional stack and trench capacitors used in a DRAM typically have small capacitance of several tens of fF. However, conventional stack or trench capacitors having a large capacitance of about 1 pF or greater have not been put into a practical use. Moreover, conventional stack or trench capacitors have not been used in a signal processing circuit provided for each column of pixels of a solid state image pickup device. In accordance with one aspect of the present invention, as shown in FIG. 5, by arranging many stacked/trench capacitors 52 and 54, each having a small capacitance of several tens of fF, in a small-width area 56 and 58, each capacitor column 50 can be accommodated within a column of a small pixel pitch 50 in the solid state image pickup device 10. By forming the capacitors C11 and C12 by two-dimensionally arranging

many small stacked/trench capacitors **52** and **54** having the same capacitance, advantageous effects may be obtained compared to a case where a single stacked/trench capacitor is used. That is, an arbitrary large capacitance can be accurately obtained by selecting a corresponding number of small stacked/trench capacitors **52** and **54**, which collectively suppress a variation in the large capacitance.

Furthermore, the stacked/trench capacitor can be easily applied to a plurality of solid state image pickup devices each having a different pixel size without redesigning the stacked/ trench capacitor. In this implementation, the number of stacked/trench capacitors 52 and 54 arranged in a width direction is adjusted in accordance with a pixel pitch, and a capacitance thereof is set by adjusting the number of capacitors in a length direction. When planar capacitors are used, an effect at 15 borders therebetween is significant. Further, if planar capacitors are arranged with small pixel pitches of a solid state image pickup device, an estimation of total capacitance may not be accurately obtained or a large isolation width between or at borders of the planar capacitors must be provided. How- 20 ever, by forming a large capacitor by arranging many small stacked/trench capacitors of the same capacitance, an effect at borders therebetween can be sufficiently reduced, the capacitance can be set simply by adjusting the number of stacked/ trench capacitors, and only a small isolation width is required. 25

Herein, both of the capacitors C11 and C12 in the S/H and CDS circuit 151 are formed by using stacked/trench capacitors (20, 30, or 52 and 54 in a capacitance column 50). Alternatively, only one of the capacitors C11 and C12 may be formed by using stacked/trench capacitors, so that two-dimensional capacitors (planer capacitors) and three-dimensional capacitors are mixed.

In the first embodiment, the S/H and CDS circuit **151** is used as the column circuit **15**. In a second embodiment, an A/D (analog/digital) converter **152** is used as the column 35 circuit **15** as shown in FIG. **6**. In this implementation, the A/D converter **152** is one of a plurality of column circuits **15** provided for each of the vertical pixel columns in the pixel array unit **12**.

FIG. 6 is a circuit diagram showing an exemplary configuration of the A/D converter 152 serving as the column circuit 15 in accordance with a second embodiment of the image pickup device 10. As shown in FIG. 6, the A/D converter 152 includes two stages of chopper comparators 41 and 42 and a latch circuit 43. The A/D converter 152 converts an analog 45 signal output from the pixel 11 through the vertical signal line 121 to a digital signal while suppressing fixed pattern noise of the pixel 11 before outputting the digital signal to the horizontal signal line 17. As is clear from FIG. 6, three capacitors C21, C22, and C23 are used in the A/D converter 152.

Next, an exemplary method of operation of the A/D converter 152 having the above-described configuration is described. First, when a reset level is output from the pixel 11, a switch S23 for capturing the reset level is closed. After switch S23 is closed, switches S21 and S22 for the comparators 41 and 42 are closed at the same time. The switch S21 is then opened after a predetermined time period, and then the switch S22 is subsequently opened.

When a signal level is output from the pixel 11 as shown in FIG. 6, the signal level is sampled by the switch S23, the 60 switch S23 is opened after the sampling has been completed, and a reference voltage Vref having a RAMP waveform is applied through the switch S24. After a pre-defined time, an input voltage of the A/D converter 152 exceeds a threshold voltage of the comparators 41 and 42 in accordance with the 65 RAMP waveform, and accordingly, an output of the second-stage comparator 42 is inverted. A count value of an n-bit

8

counter (not shown in figures) at that time corresponds to the pixel signal output from the pixel 11. A value of this signal is stored in the latch circuit 43.

At least one of the capacitors C21, C22, and C23 included in the A/D converter 152 is formed by using stacked/trench capacitors 20 or 30 having the same configuration as those described in the first embodiment. In one implementation, multiple small stacked/trench capacitors 52 and 54 having the same capacitance are two-dimensionally arranged to form one of the capacitors C21 to C23.

As described above, in the image pickup device 10 using the A/D converter 152 as the column circuit 15, by forming the capacitors C21 to C23 in the A/D converter 152 by using stacked/trench capacitors instead of typical planar capacitors, a two-dimensional area of the respective capacitors C21 to C23 can be reduced, which leads to a reduction in a scale of the A/D converter 152. Accordingly, the pixel array unit 12 and a chip size of the image pickup device 10 may be miniaturized. Further, since capacitances of the capacitors C21, C22, and C23 may be increased without changing a two-dimensional area thereof or without increasing a scale of the A/D converter 152, fixed pattern noise of the pixel 11 may be effectively reduced.

Each of the capacitors C21, C22, and C23 in the A/D converter 152 are formed by using stacked/trench capacitors 20, 30 or 50 and 54. Alternatively, only one or two of the capacitors C21, C22 and to C23 may be formed by using stacked/trench capacitors and the other capacitor(s) may be formed by using planar capacitors, so that two-dimensional capacitors and three-dimensional capacitors are mixed.

FIG. 7 is a circuit diagram showing an exemplary configuration of a second embodiment of A/D converter 153 suitable for use in the image pick-up device 10. In this implementation, the A/D converter 153 corresponds to the A/D converter 152, except a DRAM 44 is used instead of the latch circuit 43 as shown in FIG. 7. A capacitor of the DRAM 44 is formed by arranging stacked/trench capacitors having the same configuration as those described in the A/D converter 153. The capacitors C21, C22, and C23 are formed by two-dimensionally arranging many stacked/trench capacitors 52 and 54. In the DRAM 44, stacked/trench capacitors 52 and 54 having the same configuration are arranged such that one capacitor is assigned to 1 bit. Accordingly, capacitors of different sizes and purposes can be formed in the same step and mixed mounting in the DRAM 44 can be efficiently realized.

In the above-described embodiments, the present invention is applied to an image pickup device 10, which is depicted as a CMOS image sensor. However, the present invention is not limited to an application to a CMOS sensor. For example, the present invention can be applied to any XY-address solid state image pickup devices represented by a MOS image sensor, and to a horizontal scanning solid state image pickup device, in which a signal charge which has been photoelectrically converted by a pixel is transferred by a vertical transfer unit provided for each of vertical pixel columns, and each signal voltage obtained by voltage conversion performed by a charge detecting unit provided in a subsequent stage of the vertical transfer unit of each vertical column is sequentially read by horizontal scanning.

In the solid state image pickup device having the abovedescribed configuration, a capacitance of the stacked capacitor or the trench capacitor does not exclusively depend on its two-dimensional area. Since the stacked capacitor or the trench capacitor has a three-dimensional configuration, the capacitance thereof also depends on an area in a depth (height) direction. Therefore, the capacitance can be increased by increasing an area in a depth direction without

increasing the two-dimensional area. In other words, by increasing the area in a depth direction, the two-dimensional area can be reduced accordingly, so that the two-dimensional area of the capacitor can be reduced.

According to the present invention, by using a stacked 5 capacitor 20 or a trench capacitor 30 as a capacitor included in a signal processing circuit which is provided for each of pixel columns in a pixel array unit, a two-dimensional area of the capacitor and a scale of the signal processing circuit can be reduced. Accordingly, the pixel array unit can be miniaturized and a chip size can also be miniaturized. Further, a capacitance of the capacitor can be increased without changing the two-dimensional area thereof, in other words, without increasing a scale of the signal processing circuit.

The present invention may be applied to imaging appara- 15 tuses including a camera system or other imaging module product. For example, in FIG. 8 a block diagram is shown depicting an exemplary configuration of a camera system 800 embodying the present invention. The camera system 800 includes a sensing portion 810 that incorporates the image 20 pickup device 10, and an optical system 815 though which incident light is received by the pixel array unit 12 of the image pickup device 10. The camera system 800 further includes a processing unit 820 that is operatively connected to the sensing portion 810 such that the processing unit 820 is adapted to receive the processed signals of the pixels 11 via the column circuits 15 and the output circuit 18. By implementing the column circuits 15 using a stacked capacitor 20, a trench capacitor 30 or a column capacitor 50 (that using an array of stacked/trench capacitors 52 and 54) for the respec- 30 tive capacitors C11, C12, or C21, C22, C23, the sensing portion 810 and the processing unit 820 may be miniaturized in accordance with a new design rule (e.g., 65 nm) for a printed circuit component feature without decreasing the capacitance of the respective column circuit's capacitors 35 C11, C12, or C21, C22, C23 as discussed above.

While various embodiments of the application have been described, it will be apparent to those of ordinary skill in the art that many more embodiments and implementations are possible that are within the scope of this invention. Accordingly, the invention is not to be restricted except in light of the attached claims and their equivalents.

What is claimed is:

- 1. A solid state image pickup device, comprising:
- a pixel array unit having a plurality of pixels in a two- 45 dimensional matrix that includes a plurality of pixel columns, wherein each pixel includes a photoelectric converting element, and wherein each pixel is included in one of the pixel columns;
- a plurality of signal processing circuits each operable to process a respective signal output from each of the plurality of pixels, wherein at least one signal processing circuit is provided for each of the pixel columns, wherein each signal processing circuit includes at least one of a correlated double sampling circuit and an analog/digital converter circuit, the at least one of the correlated double sampling circuit and the analog/digital converter circuit each including at least a first and a second capacitor structure, each of the first and the second capacitor structures being one of a trench and a 60 stacked structure, the stacked structure including:
  - (i) a T-shaped wiring comprised of (a) a first longitudinally and relatively horizontally extending and rectangularly-shaped in cross section top portion having two sides on opposite ends of the top portion, a top surface between the two sides and respective relatively vertically extending planar side surfaces at the

10

- sides and (b) a second relatively vertically extending leg portion which extends from the longitudinally extending top portion, the top surface and the side surfaces of the first longitudinally extending top portion being a portion of a three dimensional capacitor,
- (ii) a storage electrode over only the longitudinally extending top portion and so as to overlie the top surface and the side surfaces of the first longitudinally extending top portion, and
- (iii) an insulating film between the storage electrode and the first longitudinally extending top portion,

wherein.

- the insulating film has a first side that is in contact with only the top surface and the side surfaces of the first longitudinally extending top portion,
- the insulating film does not contact the second relatively vertically extending leg portion,
- the first longitudinally extending top portion, the storage electrode and the insulating film between them form a three-dimensional stacked capacitor; and
- a transistor circuit under the T-shaped wiring, wherein the transistor circuit is within the solid state image pickup device; and

the trench structure including:

- (i) a substrate with a trench therein;
- (ii) a low resistance layer on all interior surfaces of the trench and extending over a surface of the substrate adjacent the trench, wherein the low resistance layer is an n-layer;
- (iii) a storage electrode embedded in the trench, the storage electrode having a first relatively horizontally extending member over the surface of the substrate adjacent the trench and a second relatively vertically extending member extending into the trench; and
- (iv) an insulating film between the storage electrode and the low resistance layer,
- wherein only the low resistance layer, the storage electrode, and the insulating film completely fill the trench, and the storage electrode, the low resistance layer and the insulating film between them form a three-dimensional trench capacitor;
- wherein the first capacitor structure is electrically connected to the second capacitor structure; and
- wherein each of the capacitor structures includes a plurality of small capacitor structures that are arranged in a capacitor column, each of the plurality of small capacitor structures having the same capacitance.
- in one of the pixel columns;
  a plurality of signal processing circuits each operable to process a respective signal output from each of the plurality of pixels, wherein at least one signal processing circuit is provided for each of the pixel columns, wherein each signal processing circuit includes at least
  - 3. The solid state image pickup device according to claim 1, further comprising:
    - a plurality of signal processing circuits, each of which is operatively connected to a respective column of the plurality of pixels.
  - **4**. The solid state image pickup device according to claim **1**, wherein the signal processing circuit comprises a sample hold and correlated double sampling circuit that includes the first and the second capacitor structures.
  - 5. The solid state image pickup device according to claim 1, wherein the signal processing circuit comprises an analog/digital converter that includes the first and the second capacitor structures.

11

- **6.** The solid state image pickup device according to claim **1**, further comprising a camera system, wherein the camera system includes the solid state image pickup device.
  - 7. A solid state image pickup device, comprising:
  - a pixel array unit having a plurality of pixels in a two-dimensional matrix that includes a plurality of pixel columns, wherein each pixel includes a photoelectric converting element, and wherein each pixel is included in one of the pixel columns;
  - a plurality of signal processing circuits each operable to process a respective signal output from each of the plurality of pixels, wherein at least one signal processing circuit is provided for each of the pixel columns, wherein each signal processing circuit includes at least one of a correlated double sampling circuit and an analog/digital converter circuit, the at least one of the correlated double sampling circuit and the analog/digital converter circuit each including at least a first and a second capacitor structure, each of the first and the second capacitor structures being one of a trench and a stacked structure, the stacked structure including:
    - (i) a T-shaped wiring comprised of (a) a first longitudinally and relatively horizontally extending and rectangularly-shaped in cross section top portion having two sides on opposite ends of the top portion, a top surface between the two sides and respective relatively vertically extending planar side surfaces at the sides and (b) a second relatively vertically extending leg portion which extends from the longitudinally extending top portion, the top surface and the side surfaces of the first longitudinally extending top portion being a portion of a three dimensional capacitor,
    - (ii) a storage electrode over only the longitudinally extending top portion and so as to overlie the top surface and the side surfaces of the first longitudinally extending top portion, and
    - (iii) an insulating film between the storage electrode and the first longitudinally extending top portion, wherein.
    - the insulating film has a first side that is in contact with only the top surface and the side surfaces of the first longitudinally extending top portion,
    - the insulating film does not contact the second relatively 45 vertically extending leg portion,
    - the first longitudinally extending top portion, the storage electrode and the insulating film between them form a three-dimensional stacked capacitor; and
    - a transistor circuit under the T-shaped wiring, wherein 50 the transistor circuit is within the solid state image pickup device; and

the trench structure including:

- (i) a substrate with a trench therein;
- (ii) a low resistance layer on all interior surfaces of the 55 trench and extending over a surface of the substrate adjacent the trench, wherein the low resistance layer is an n-layer;
- (iii) a storage electrode embedded in the trench, the storage electrode having a first relatively horizontally 60 extending member over the surface of the substrate adjacent the trench and a second relatively vertically extending member extending into the trench; and
- (iv) an insulating film between the storage electrode and the low resistance layer,
- wherein only the low resistance layer, the storage electrode, and the insulating film completely fill the trench,

12

- and the storage electrode, the low resistance layer and the insulating film between them form a three-dimensional trench capacitor;
- wherein the first capacitor structure is electrically connected to the second capacitor structure;
- wherein the signal processing circuit comprises an analog/ digital converter that includes the first and the second capacitor structures, and
- wherein the analog/digital converter includes a dynamic random access memory (DRAM) operable to store an analog/digital-converted signal and the DRAM includes one of each of the stacked structure and the trench structure
- 8. The solid state image pickup device according to claim6, wherein the capacitor structures are arranged in an array to form a single capacitor unit having a single capacitance.
  - **9**. The solid state image pickup device according to claim **7**, further comprising a camera system, wherein the camera system includes the solid state image pickup device.
    - 10. A solid state image pickup device, comprising:
    - a pixel array unit having a plurality of pixels in a twodimensional matrix that includes a plurality of pixel columns, wherein each pixel includes (a) a photoelectric converting element, and wherein each pixel is included in one of the pixel columns; and (b) a plurality of signal processing circuits, wherein at least one signal processing circuit is provided for each of the pixel columns, wherein each signal processing circuit includes at least one of a correlated double sampling circuit and an analog/digital converter circuit, the at least one of the correlated double sampling circuit and the analog/digital converter circuit including at least two capacitor structures operable to process a respective signal output from each of the plurality of pixels, the at least two capacitor structures including a first and a second capacitor structure, the first capacitor structure including:
      - (i) a substrate with a trench therein,
      - (ii) a low resistance layer on all interior surfaces of the trench and extending over a surface of the substrate adjacent the trench, wherein the low resistance layer is an n-layer,
      - (iii) a storage electrode embedded in the trench, the storage electrode having a first relatively horizontally extending member over the surface of the substrate adjacent the trench and a second relatively vertically extending member extending into the trench, and
      - (iv) an insulating film between the storage electrode and the low resistance layer,
    - wherein only the low resistance layer, the storage electrode, and the insulating film completely fill the trench;
    - wherein the storage electrode, the low resistance layer and the insulating film between them form a three-dimensional capacitor, including:
      - between the first relatively horizontally extending member of the storage electrode over the surface of the substrate adjacent the trench and a portion of the low resistance layer extending over the surface of the substrate adjacent the trench;
      - between a first portion of the second relatively vertically extending member of the storage electrode adjacent a bottom surface of the trench and a portion of the low resistance layer on the bottom surface of the trench;
      - between a second portion of the second relatively vertically extending member of the storage electrode adjacent a side surface of the trench and a portion of the low resistance layer on the side surface of the trench;

35

13

wherein the first capacitor structure is electrically connected to the second capacitor structure to process the respective signal, and

wherein the second capacitor structure includes:

- (i) a T-shaped wiring comprised of (a) a first longitudinally and relatively horizontally extending and rectangularly-shaped in cross section top portion having two sides on opposite ends of the top portion, a top surface between the two sides and respective relatively vertically extending planar side surfaces at the sides and (b) a second relative vertically extending leg portion which extends from the longitudinally extending top portion, the top surface and the side surfaces of the first longitudinally extending top portion being a portion of a three dimensional capacitor, 15
- (ii) a storage electrode over only the longitudinally extending top portion and so as to overlie the top surface and the surfaces of the first longitudinally extending top portion, and
- (iii) an insulating film between the storage electrode and 20 the first longitudinally extending top portion, wherein,

the insulating film has a first side that is in contact with only the top surface and the side surfaces of the first longitudinally extending top portion,

the insulating film does not contact the second relatively vertically extending leg portion,

the first longitudinally extending top portion, the storage electrode and the insulating film between them form a three-dimensional stacked capacitor.

11. The solid state image pickup device according to claim 10, comprising a plurality of capacitor structures connected in an array to effectively form a single capacitor unit having a single capacitance.

12. A camera system, comprising:

- a pixel array unit having a plurality of pixels in a two-dimensional matrix that includes a plurality of pixel columns, wherein each pixel includes (a) a photoelectric converting element, and wherein each pixel is included in one of the pixel columns; and (b) a plurality of signal processing circuits, wherein at least one signal processing circuit is provided for each of the pixel columns, wherein each signal processing circuit includes at least one of a correlated double sampling circuit and an analog/digital converter circuit, the at least one of the correlated double sampling circuit and the analog/digital converter circuit including a plurality of capacitor structure operable to process a respective signal output from each of the plurality of pixels, at least one of the capacitor structures including:
  - (i) a substrate with a trench therein,
  - (ii) a low resistance layer on all interior surfaces of the trench and extending over a surface of the substrate adjacent the trench, wherein the low resistance layer is an n-layer.
  - (iii) a storage electrode embedded in the trench, the storage electrode having first relatively horizontally extending member over the surface of the substrate

14

adjacent the trench and a second relatively vertically extending member extending into the trench, and

(iv) an insulating film between the storage electrode and the low resistance layer; and

an optical system through which incident light is received by said pixel array unit,

wherein only the low resistance layer, the storage electrode, and the insulating film completely fill the trench, and the storage electrode, the low resistance layer and the insulating film between them form a three-dimensional capacitor between the first relatively horizontally extending member of the storage electrode over the surface of the substrate adjacent the trench and a portion of the low resistance layer extending over the surface of the substrate adjacent the trench, between a first portion of the vertically extending member of the storage electrode adjacent a bottom surface of the trench and a portion of the low resistance layer on the bottom surface of the trench, and between a second portion of the vertically extending member of the storage electrode adjacent a side surface of the trench and a portion of the low resistance layer on the side surface of the trench;

wherein the at least one capacitor structure is electrically connected to a second capacitor structure in the plurality of capacitor structures that processes the respective signal; and

wherein the second capacitor structure includes:

- (i) a T-shaped wiring comprised of (a) a first longitudinally and relatively horizontally extending and rectangularly-shaped in cross section top portion having two sides on opposite ends of the top portion, a top surface between the two sides and respective relatively vertically extending planar side surfaces at the sides and (b) a second relatively extending leg portion which extends from the longitudinally extending top portion, the top surface and the side surfaces of the first longitudinally extending top portion being a portion of a three dimensional capacitor,
- (ii) a storage electrode over only the longitudinally extending top portion and so as to overlie the top surface and the side surfaces of the first longitudinally extending top portion, and
- (iii) an insulating film between the storage electrode and the first longitudinally extending top portion,

wherein,

the insulating film has a first side that is in contact with only the top surface and the side surfaces of the first longitudinally extending top portion,

the insulating film does not contact the second relatively vertically extending leg portion,

the first longitudinally extending top portion, the storage electrode and the insulating film between them form a three-dimensional stacked capacitor.

\* \* \* \* \*